



Building a RISC-V Processor

ECE_3TC31_TP/INF107

Ulrich Kühne Florian Brandner Tarik Graba Guillaume Duc 2023



Introduction



Overview – Putting it all together

In this chapter, you will find answers to the following questions:

- What's inside a computer?
- What does a processor do?
- How to talk to a processor?
- How to build a (simple) processor?



What's inside a computer?




Figure 1: Things you typically find in a computer



The Main Board





Figure 2: Main circuit board with different components



A More Systematic View on Things




ECE 3TC31 TP/INF107

- Central Processing Unit (CPU, processor)
- Memory (random access memory, main memory)
- Mass storage (hard disk, SSD)
- Input/output peripherals
 - Keyboard
 - · Mouse or touchpad
 - Screen display
 - · Audio input and output
 - Network devices (WiFi, ethernet)
 - Many more...



A Word on Interconnections



ECE 3TC31 TP/INF107

- Components are interconneted via busses
- Serial bus
 - · Few pins and cables
 - Slow communication
 - Used for external peripherals
 - · Examples: USB, I2C, SPI
- Parallel bus
 - · Many pins required
 - · Fast communication
 - · Used for on-board communication
 - · Examples: PCI, AXI
- Wireless communication
 - Examples: Bluetooth, WiFi, ZigBee



The Central Processing Unit



- Performs (most of) the computations
- Reads data from memory or peripherals
- Processes it
- Sends result back to memory or peripherals



Processor Architecture

When we talk about processor architecture, this can mean different things

Instruction Set Architecture (ISA)

- Determines the elementary operations (instructions) a processor can perform
- N-bit architecture $(N \in \{8, 16, 32, 64, \dots\})$ refers to "natural" size of data that is processed (register size, size of busses, ...)

Micro-architecture

- Refers to the internal organisation of a specific processor or a family of processors in order to implement its ISA
- The same ISA can be realized in many different ways

ECE 3TC31 TP/INF107



Some Instruction Set Architectures

ARM

- Family of ISAs developed by ARM
- Used in embedded systems (mobile and low power) and desktop (Apple's M1)

x86

- Family of ISAs developed by Intel (and AMD)
- Used in general purpose computing systems (desktop and servers)

RISC-V

- Family of open standard ISAs developed by University of California, Berkeley
- Mostly used in embedded systems

MOS 6502

- Historical 8 bit architecture
- Used in first home computers (Commodore 64, Apple II) and game consoles (Atari)











Performance and Trade-Offs

Performance indicators of a processor

- Instructions executed per second
- Logic complexity (e.g. number of gates)
- Power consumption
- Predictability / real-time behavior

Different architectural trade-offs

- General purpose processor (GPP)
 - · High average performance
 - · High cost and power consumption
 - Poor predictability

- Embedded micro-controller
 - Low performance
 - Low cost and power consumption
 - · Good predictability



The Machine Language



How to Talk to a Processor?





Figure 3: Betty Jean Jennings and Fran Bilas programming the ENIAC



How to Talk to a Processor?



- Programming language
 - Symbolic
 - Human readable (hopefully)
 - · Use of variables and functions
- Machine language
 - · Concrete low level instructions
 - · Machine readable
 - Binary (ones and zeros)

How to close this gap?



From High Level Language to Machine Language




Figure 4: The compilation process



Compilation

Input:

```
int square(int x) {
    return x * x;
}
int main() {
    int x = square(42);
}
```

Output:

```
square:
  addi
        sp,sp,-16
        ra,12(sp)
        s0,8(sp)
  addi s0,sp,16
        a0,-16(s0)
        a1,-16(s0)
        a0,-16(s0)
  call __mulsi3
        a5,a0
        a0 a5
        ra,12(sp)
        s0,8(sp)
  addi sp, sp, 16
  jr
        ra
  .align 2
main:
  addi sp,sp,-16
        ra,12(sp)
        s0,8(sp)
  addi s0, sp, 16
  li
        a0,42
  call square
        a0,-16(s0)
        a5,0
  li
        a0.a5
        ra,12(sp)
        s0,8(sp)
  addi sp, sp, 16
        ra
```



Assembler Code

```
square:
  addi
        sp,sp,-16
        ra,12(sp)
        s0,8(sp)
  addi s0,sp,16
        a0,-16(s0)
        a1,-16(s0)
        a0,-16(s0)
        __mulsi3
        a5,a0
        a0,a5
        ra,12(sp)
        s0,8(sp)
  addi sp,sp,16
  jr
        ra
  .align 2
main:
       sp,sp,-16
        ra,12(sp)
        s0,8(sp)
  addi s0, sp, 16
        a0,42
  call square
        a0,-16(s0)
        a5,0
        a0.a5
        ra,12(sp)
        s0,8(sp)
       sp,sp,16
```

- ISA-specific
- Textual representation of
 - Symbolic labels
 - Instructions
 - Registers
 - Literals
- Further directives (e.g. alignment)
- Fixed number of registers
- No complex control flow (no loops)
- Lowest human-readable level



Assembler

Input:

```
square:
         sp.sp.-16
   addi
   SW
         ra,12(sp)
         s0,8(sp)
   SW
   addi
        s0,sp,16
         a0,-16(s0)
   SW
         a1,-16(s0)
   1w
         a0,-16(s0)
   lw
        mulsi3
   call
         a5.a0
   mν
         a0, a5
   mν
         ra,12(sp)
   1w
         s0,8(sp)
   addi
        sp, sp, 16
   ir
         ra
   .align 2
main:
        sp,sp,-16
         ra,12(sp)
   SW
         s0,8(sp)
   SW
        s0.sp.16
   li
         a0.42
   call
         square
         a0,-16(s0)
   SW
   1 i
         a5,0
         a0, a5
   mν
   lw
         ra,12(sp)
         s0,8(sp)
   lw
        sp,sp,16
         ra
```

Output:

```
0000000 0113 ff01 2623 0011 2423 0081 0413 0101
0000010 2823 fea4 2583 ff04 2503 ff04 0097
0000020 80e7 0000
                 0793 0005 8513
                                 0007
                                      2083
0000030 2403 0081
                  0113 0101
                            8067 0000
                                      0113
0000040
       2623
             0011
                 2423 0081
                            0413 0101
                                      0513
                                           02a0
0000050 0097
             0000 80e7 0000 2823 fea4 0793 0000
0000060 8513 0007
                 2083 00c1 2403 0081 0113 0101
0000070 8067 0000
0000074
```



ECE 3TC31 TP/INF107

Instruction Classes (in RISC-V)

```
square:
        sp.sp.-16
        ra,12(sp)
        s0,8(sp)
  addi s0, sp, 16
        a0,-16(s0)
       a1,-16(s0)
        a0,-16(s0)
  call __mulsi3
        a5.a0
        a0, a5
       ra,12(sp)
        s0,8(sp)
  addi sp,sp,16
        ra
   .align 2
main:
  addi sp,sp,-16
        ra,12(sp)
        s0,8(sp)
  addi s0,sp,16
        a0,42
  call square
        a0.-16(s0)
        a5,0
        a0,a5
      ra,12(sp)
        s0,8(sp)
  addi sp.sp.16
        ra
```

Arithmetic and logic instructions

- Addition, subtraction
- Bitwise and
- Left shift

Memory access instructions

- Load (fetch data from memory to a register)
- Store (save data from a register to memory)

Control flow

ECE 3TC31 TP/INF107

- Unconditional jump
- Conditional branch
- Call (save return address before jumping)





How to execute an instruction?

- 1. Read the instruction word from memory (**fetch**)
- 2. Determine the type of the instruction and its operands (decode)
- 3. Perform the demanded computations (execute)
- 4. Store the result in the requested location (write back)
- 5. Determine the **next instruction** and start again



The RISC-V Instruction Set

- Fixed size of 32 bits
- 32 registers
- Load-store architecture
 - Arithmetic and logic instructions working on registers only
 - · Specific instructions to move data from and to memory
- Reduced Instruction Set (RISC) ISA
 - · Few (49) instructions in the base ISA
 - · Few and regular instruction formats
 - · Allows for very small hardware implementations
- Standardized extensions of base ISA
 - Multiplication and division
 - Floating point
 - Bit manipulation
 - Vector computations
 - ...



Example of A RISC-V Instruction

| 31 | 27 | 26 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 | |
|---------|-----|-----|-----|----|-----|----|-----|-----|------------------|----|------|------|-----|--|
| 0000000 | | | rs2 | | rs1 | | 000 | | $^{\mathrm{rd}}$ | | 0110 | 0011 | ADD | |
| | fun | ct7 | | | | | | fun | ct3 | | | opo | ode | |

- What to do?
 - opcode (register-to-register instruction)
 - function fields (addition)
- Where to get the operands?
 - opcode (register-to-register instruction)
 - rs1/rs2 (source registers)
- Where to put the result?
 - rd (destination register)




Building a RISC-V Processor

Building a RISC-V Processor



Basic Ingredients

- Memory
- Processor
 - Registers
 - · Lots of logic...
- We will ignore peripherals for now





Memory

- Separate instruction and data memory (Harvard architecture)
- Combinatorial read (result in the same cycle)
- Synchronous write (update at rising edge)




Figure 5: Instruction memory





Figure 6: Data memory



Program Counter

- 32 bit Register
- Stores address of current instruction
- Initialised to address 0






Putting things together: Fetching instructions

- Read the instruction word from memory
- Decode the instruction
- Perform the demanded computations
- Store the result
- Determine the next instruction

- Program starts at address 0 (simplification)
- Fixed size instructions of 32 bits (4 bytes)
- Fetch consecutive instructions





Doing the actual work

- Read the instruction word from memory
- Decode the instruction
- 3. Perform the demanded computations
- Store the result
- Determine the next instruction


What do we need?

- A circuit to decode the instruction
- A place to store operands and results
- Arithmetic and logic operators



Register File

- 32 registers of 32 bit
 - Register 0 hard wired to 0
- Two separate read ports
- One write port
- Combinatorial read
- Synchronous write





Decoding instructions

| 31 | 27 | 26 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 | |
|---------|-----|-----|-----|----|-----|----|-----|-----|-----|----|-----|------|-----|--|
| 0000000 | | | rs2 | | rs1 | | 000 | | rd | | 011 | 0011 | ADD | |
| | fun | ct7 | | | | | | fun | ct3 | | | opc | ode | |

- What to do?
 - opcode (register-to-register instruction)
 - · function fields (addition)
- Where to get the operands?
 - opcode (register-to-register instruction)
 - rs1/rs2 (source registers)
- Where to put the result?
 - · rd (destination register)



R-type Instructions

| 31 | 27 funct | 26 | 25 | 24 | | 20 | 19 | | 15 | 14 | 12 | 11 | | 7 | 6 | | 0 | |
|----|-------------|----|----|-----|-----|-----|--------|-----|------------------|------------------|------------------|------------------|------------------|---------|---------|---------|----------------------|-----|
| | rs2 | | | rs1 | | | funct3 | | $^{\mathrm{rd}}$ | | opcode | | | R-type | | | | |
| | | | | | | | | | | | | | | | | | | |
| 31 | 27 | 26 | 25 | 24 | | 20 | 19 | | 15 | 14 | 12 | 11 | | 7 | 6 | | 0 | |
| | 00000 | 00 | | | rs2 | | | rs1 | | 00 | 00 | | $_{\mathrm{rd}}$ | | | 0110011 | | ADD |
| | 0100000 | | | | rs2 | | rs1 | | 000 | | rd | | | 0110011 | | SUB | | |
| | 0000000 | | | | rs2 | | | rs1 | | 001 | | $^{\mathrm{rd}}$ | | | 0110011 | | SLL | |
| | 0000000 | | | rs2 | | rs1 | | 010 | | | rd | | | 0110011 | | SLT | | |
| | 0000000 | | | rs2 | | | rs1 | | 011 | | rd | | 0110011 | | | SLTU | | |
| | 0000000 | | | rs2 | | | rs1 | | 100 | | $_{\mathrm{rd}}$ | | 0110011 | | | XOR | | |
| | 0000000 | | | rs2 | | rs1 | | 101 | | $_{\mathrm{rd}}$ | | | 0110011 | | SRL | | | |
| | 00000 | 00 | | | rs2 | | | rs1 | | 1. | 10 | | $^{\mathrm{rd}}$ | | | 0110011 | | OR |
| | 00000 | 00 | | | rs2 | | | rs1 | | 1: | 11 | | $^{\mathrm{rd}}$ | | | 0110011 | | AND |

Figure 7: R-type instructions



Exercise: Encoding and Decoding Instructions

Encoding

Encode the following instructions¹:

xor x8, x4, x5 sub x6, x15, x1

Decoding

Decode the following instructions²:

0x003110b3 0x007067b3



¹ In the assembler notation, the order of the registers is rd, rs1, rs2. The notation $\times i$ refers to the register with index i

²The prefix ⁰x is a common notation for numbers in hexadecimal format

Solution: Encoding and Decoding Instructions

Encoding

Encode the following instructions:

Decoding

Decode the following instructions³:


```
0x003110b3 # sll x1, x2, x3
0x007067b3 # or x15, x0, x7
```



³You can find an online encoder/decoder here: https://luplab.gitlab.io/rvcodecjs/


Decode Unit for R-type Instructions

ECE_3TC31_TP/INF107





Decode Unit for R-type Instructions




- Decode by redirecting wires (for now)
- Only need bit 6 of *funct7* (bit 30 of instruction)




Decode Unit for R-type Instructions

ECE 3TC31 TP/INF107









ECE_3TC31_TP/INF107














Building a RISC-V Processor



Going Further

- First working processor implementation
- How to use constant values
 - in computations?
 - to initialise registers?





Immediate Instructions

| 31 | 27 | 26 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 | |
|----|----|-----|--------|----|----|----|----|-----|-----|----|---|------|------|------|
| | | imm | [11:0] | | | rs | s1 | 10 | 00 | rc | 1 | 0010 | 0011 | XORI |
| | | in | nm | | | | | fun | ct3 | | | opo | ode | |

Figure 8: Immediate instruction xori

- New opcode 0010011
- Constant encoded in instruction word
- 12 bit integer value $\in [-2048, 2047]$
- Sign extension to 32 bits
- Use register rs1 as second operand
- Store result in register rd




Immediate Instructions

| | 31 | 27 | 26 | 25 | 24 | 20 | 19 | | 15 | 14 | 12 | 11 | | 7 | 6 | | 0 | |
|---|----|-------|-----|--------|-----|-----|----|-----|----|-----|-----|----|---------------------|---|---|---------|---|--------|
| | | | imm | [11:0] | | | | rs1 | | fun | ct3 | | rd | | | opcode | | I-type |
| | | | | | | | | | | | | | | | | | | |
| | 31 | 27 | 26 | 25 | 24 | 20 | 19 | | 15 | 14 | 12 | 11 | | 7 | 6 | | 0 | |
| - | 31 | 21 | | | 24 | 20 | 19 | | 10 | | | 11 | | 1 | U | 0010011 | U | ADDI |
| | | | ımm | [11:0] | | | | rs1 | | 00 | 00 | | rd | | | 0010011 | | ADDI |
| | | | imm | [11:0] | | | | rs1 | | 0. | 10 | | $^{\mathrm{rd}}$ | | | 0010011 | | SLTI |
| | | | imm | [11:0] | | | | rs1 | | 0. | l1 | | $_{\rm rd}$ | | | 0010011 | | SLTIU |
| Ī | | | imm | [11:0] | | | | rs1 | | 10 | 00 | | $^{\mathrm{rd}}$ | | | 0010011 | | XORI |
| Ī | | | imm | [11:0] | | | | rs1 | | 10 | 10 | | rd | | | 0010011 | | ORI |
| Ī | | | imm | [11:0] | | | | rs1 | | 1: | l1 | | $^{\mathrm{rd}}$ | | | 0010011 | | ANDI |
| Ī | | 00000 | 000 | | sha | amt | | rs1 | | 00 |)1 | | $^{\mathrm{rd}}$ | | | 0010011 | | SLLI |
| Ì | | 00000 | 000 | | sha | amt | | rs1 | | 10 |)1 | | $^{\mathrm{rd}}$ | | | 0010011 | | SRLI |




Decoding Immediate Instructions

ECE_3TC31_TP/INF107






Decoding Immediate Instructions





Decoder Unit for R-type and I-type Instructions




ECE 3TC31 TP/INF107

- Sign extended Immediate value
- ALU source signal to select between rs2 (1) and Immediate (0)
- Implementation left as an exercise



Putting things together: R-type and I-type Data Path







What's missing?

- Why is there no subi (subtract immediate) instruction?
- Why is there no not (bitwise negation) instrucion?



Building a RISC-V Processor



What else?

- How to use data from memory?
- How to store results in memory?





Load Instruction(s)

| 31 | 27 | 26 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 | |
|----|----|-----|--------|----|----|----|----|-----|-----|----|---|-----|------|----|
| | | imm | [11:0] | | | rs | s1 | 0. | 10 | re | l | 000 | 0011 | LW |
| | | off | set | | | | | fun | ct3 | | | opo | code | |

- Load word (32 bits) from memory to register rd
- Address from register rs1 plus immediate offset
- Similar instructions for different data sizes.
 - 1b: load byte (8 bits)
 - 1h: load half-word (16 bits)
- Assembler syntax: $1 \le 0$, 8 (a0) loads MEM[a0 + 8] in register s0



Store Instruction(s)


| | 0 | 6 | 7 | 11 | 12 | 14 | 15 | 19 | 20 | 24 | 25 | 26 | 27 | 31 |
|---------------|--------|----|-------|-----|-----|-----|----|----|----|----|----|--------|-----|----|
| \mathbf{SW} | 100011 | 0. | [4:0] | imm | 10 | 0: | s1 | rs | s2 | rs | | [11:5] | imm | |
| _ | pcode | 0 | set | off | ct3 | fun | | | | | | set | off | |

- Store word (32 bits) to memory from register rs2
- Adress from register rs1 plus immediate offset
- Similar instructions for different data sizes
 - sb: store byte (8 bits)
 - sh: store half-word (16 bits)
- \blacksquare Assembler syntax: sw s0, 8(a0) stores register s0 in MEM[a0+8]




Data Path for Load/Store Instructions

Propose a data path for load and store!






Data Path for Load/Store Instructions



Building a RISC-V Processor

Data Path for Load/Store Instructions

- New control signals load and store
- New multiplexer to choose data to write back:
 - ALU result (load = 0)
 - Memory read data (load = 1)
- Use ALU to compute memory address offset
 - ALU operation is addition
 - Select immediate input (ALUsrc = 0)
- Register *rs2* fed to memory data input





Adding Control Flow

- How to jump to another address?
- How to jump depending on a certain condition?
- How to implement loops?
- How to call a function?
- How to return from a function?







Conditional Branches

| 31 | 27 | 26 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 | |
|----|------|-------|----|----|----|----|----|-----|-----|------|---------|-------|----|----------------|
| ir | nm[1 | 2 10: | 5] | rs | s2 | rs | s1 | 10 | 00 | imm[| 4:1 11] | 11000 | 11 | \mathbf{BLT} |
| | off | set | | | | | | fun | ct3 | off | fset | opcod | de | |

- Instruction blt: Branch if less than
- New opcode 1100011
- Tests if register rs1 is less than register rs2
- Jumps to address PC + offset if condition is true
- Offset in range [-4096, 4095] (LSB is always zero)



Conditional Branches

| 3 | 1 27 | 26 | 25 | 24 | 20 | 19 | | 15 | 14 | 12 | 11 | 7 | 6 | | 0 | |
|----|---------|--------|----|----|-----|----|-----|----|-----|-----|-----|----------|---|---------|---|-------------------|
| | imm[12] | 10:5 | | | rs2 | | rs1 | | fun | ct3 | imm | [4:1 11] | | opcode | | B-type |
| | | | | | | | | | | | | | | | | |
| 3. | l 27 | 26 | 25 | 24 | 20 | 19 | | 15 | 14 | 12 | 11 | 7 | 6 | | 0 | |
| | imm[12] | [10:5] | | | rs2 | | rs1 | | 00 | 00 | imm | [4:1 11] | | 1100011 | | BEQ |
| | imm[12 | [10:5] | | | rs2 | | rs1 | | 00 |)1 | imm | [4:1 11] | | 1100011 | | BNE |
| | imm[12] | [10:5] | | | rs2 | | rs1 | | 10 | 00 | imm | [4:1 11] | | 1100011 | | BLT |
| | imm[12] | [10:5] | | | rs2 | | rs1 | | 10 |)1 | imm | [4:1 11] | | 1100011 | | $_{\mathrm{BGE}}$ |
| | imm[12] | [10:5] | | | rs2 | | rs1 | | 1 | 10 | imm | [4:1 11] | | 1100011 | | BLTU |
| | imm[12] | 10:5 | | | rs2 | | rs1 | | 1 | 11 | imm | [4:1 11] | | 1100011 | | BGEU |

beq: Branch if equal

■ bne: Branch if not equal

■ blt: Branch if less than

bge: Branch if greater or equal

bltu: Branch if less than unsigned

bgeu: Branch if greater or equal unsigned




Conditional Branches

Propose a data path to implement branches!




Data Path for B-type Instructions



Data Path for B-type Instructions

- New control signal branch
- Use lowest bit of ALU result for condition
- Choose ALU operation according to branch condition
- Multiplexer to select *PC* offset (4 or immediate)





Unconditional Jump/Call

| 31 | 27 | 26 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 | |
|----|----|----|-----|--------|------|-------|----|----|----|----|---|-----|------|-----|
| | | i | mm[| 20 10: | 1 11 | 19:12 | :] | | | re | 1 | 110 | 1111 | JAL |
| | | | | off | set | | | | | | | opo | code | |

- jal: jump and link
- Jump to address PC + offset
- Offset in range [-1.048.576, 1.048.575]
- Store PC + 4 in register *rd*

| 31 | 27 | 26 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 | |
|----|----|-----|--------|----|----|----|----|-----|-----|----|---|-----|------|------|
| | | imm | [11:0] | | | rs | s1 | 00 | 00 | rc | l | 110 | 0111 | JALR |
| | | off | set | | | | | fun | ct3 | | | opo | code | |

- jalr: jump and link register
- Same as jal, with target address register rs1 plus offset



Data Path for Jump Instructions

What do we need to add in order to implement jumps (not shown in this lecture)?



Miscellaneous Instructions

Some instructions not covered in this lecture:

- lui: load upper immediate (\rightarrow homework)
- auipc: add upper immediate to PC (used for long jumps)
- **ecall**, ebreak: switching privilege level (\rightarrow third part of this lecture)



RISC-V Assembler

Building a RISC-V Processor



Register Names

| | | Reg | Name | Usage |
|-------|-------|-----|------------|-----------|
| x0 z | ero | С | onstant z | zero |
| x1 r | a | F | Return add | dress |
| x2 s | р | S | tack poin | ter |
| x3 g | Jр | G | ilobal poi | nter |
| x4 t | р | Т | hread po | inter |
| x5 t | 0 | Т | emporary | registe |
| x6 t | 1 | Т | emporary | registe |
| x7 t | 2 | Т | emporary | registe |
| x8 s | 0 / f | p S | aved reg | ister 0 / |
| x9 s | 1 | S | aved reg | ister 1 |
| x10 a | 0 | F | unction a | rgumen |
| x11 a | 1 | F | unction a | rgumen |

| Reg | Name Usage |
|-----|-------------------------------|
| a2 | Function argument 2 |
| | |
| a7 | Function argument 7 |
| s2 | Saved register 2 |
| | |
| s11 | Saved register 11 |
| t3 | Temporary register 3 |
| | |
| t6 | Temporary register 6 |
| | a2 a7 s2 s11 |



Pseudo Instructions

- Convenient names for important use cases
- Leads to more readable code

| | Mnemonic Usage | Translated to |
|------|------------------------|--------------------|
| nop | No operation | addi zero, zero, 0 |
| mv | Copy register | addi rd, rs, 0 |
| not | Bitwise negation | xori rd, rs, -1 |
| li | Load immediate | (lui +) addi |
| la | Load address | auipc + addi |
| j | Jump | jal zero |
| call | Jump to subroutine | jal ra |
| ret | Return from subroutine | jalr zero, 0(ra) |



Directives

Encoding constant data

- .byte 0xff: 8 bit constant value
- .half 0xeeff: 16 bit constant value
- .word 0xaabbccdd: 32 bit constant value
- . dword 0x00112233aabbccdd: 64 bit constant value

Alignment

- lacksquare . align lacksquare N aligns next instruction or data to address divisible by 2^N
- Needed e.g. to align constant data to word boundaries



Labels

- Labels for
 - · Jump and branch targets
 - Beginning of functions
 - · Location of data
- Use label instead of constant jump or branch targets
- Use label to initialise a register with an address

```
foo:
    addi t0, t0, 1
    i foo
bar:
    la a0, data
    lw t0, 0(a0)
    .align 2
data:
    .word 0xcafe
```



Example Program

```
foo:
   la s0. data # Load address of data into s0
   lw a0, 0(s0) # Load word at data
   lw a1, 4(s0) # Load word at data + 4
   jal bar # Call function bar, save return address in ra
   sw a0, 8(s0) # Store function result at data + 8
   j end # jump to the end
bar:
   add a0, a0, a1 # Add function arguments, save sum to a0
   ret # Return to caller site (return address in ra)
   .align 2  # Some data to be processed
data:
   .word 0x0000cafe, 0x00010023, 0x0
              # This is the end
end:
   nop
```



69/1

Summary

- Different processor architecture trade-offs
- Programs are compiled to machine code
- Instructions are simple elementary operations
- Example in this lecture: RISC-V base ISA
- Fetch, decode, execute, write-back cycle
- Construct data path from basic logic components

ECE 3TC31 TP/INF107

Low-level programming in assembler

