## Boolean Algebra to Arithmetic

INF107

Tarik Graba Ulrich Kühne Guillaume Duc

# Boolean Algebra 

## Logic variable and functions

## Logic variable

A logic variable takes on one of two values: 0 (false) or 1 (true)

## Logic functions

A logic function takes one or more logic variables as inputs and returns 0 or 1:

$$
\left\{\begin{aligned}
\{0,1\} \times\{0,1\} \ldots \times\{0,1\} & \rightarrow\{0,1\} \\
e_{0}, e_{1}, \ldots, e_{n} & \rightarrow s=F\left(e_{0}, e_{1}, \ldots, e_{n}\right)
\end{aligned}\right.
$$

## Hardware implementation of logic variables

In hardware, to represent the two values of a logic variable, we use:

- 2 different voltage ( $0 \mathrm{~V} / 5 \mathrm{~V},-12 \mathrm{~V} /+12 \mathrm{~V} \ldots$ )

■ 2 different electric current

- Presence/absence of light in an optical fiber


## Representation of logic functions

A logic function can be represented in different ways:

- With a truth table: table that lists the value of the function for all possible inputs
- With an equation

■ With a diagram: a graphical representation using normalized symbols
■ Using an Hardware Description Language (HDL): a computer language designed to be easily interpreted by a computer program

## Combinational and Sequential logic

## Combinational logic

The output depends only on the present value of the inputs

$$
\forall t, s(t)=F\left(e_{0}(t), e_{1}(t), \ldots, e_{n}(t)\right)
$$

## Sequential logic

The output depends on the present value of the input and on the sequence of past inputs

$$
s(t)=F\left(e_{0}(t), e_{1}(t), \ldots, e_{n}(t), e_{0}\left(t-t_{1}\right), e_{1}\left(t-t_{1}\right) \ldots\right)
$$

$$
+2+2+2+2
$$



## Basic logic gates

## NOT (Inverter)



| $\mathbf{e}$ | $\mathbf{s}$ |
| :--- | :--- |
| 0 | 1 |
| 1 | 0 |

## AND



Note: $x \cdot 0=0$ et $x \cdot 1=x$, so an AND gate can be use to produce, from a signal $x$, a signal that equals to $x$ or 0 depending on a command signal


Note: $x+0=x$ et $x+1=1$, so an OR gate can be use to produce, from a signal $x$, a signal that equals to $x$ or 1 depending on a command signal

## NAND (Not AND)



| $\mathbf{a}$ | $\mathbf{b}$ | $\mathbf{s}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## NOR (Not OR)



| $\mathbf{a}$ | $\mathbf{b}$ | $\mathbf{s}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

## De Morgan's theorem

$$
\begin{aligned}
& \overline{a+b}=\bar{a} \cdot \bar{b} \\
& \overline{a \cdot b}=\bar{a}+\bar{b}
\end{aligned}
$$

## XOR（Exclusive OR）



Note：$x \oplus 0=x$ et $x \oplus 1=\bar{x}$ ，so an XOR gate can be use to produce，from a signal $x$ ，a signal that equals to $x$ or $\bar{x}$ depending on a command signal

## XNOR (Not Exclusive OR, Equality)



$$
\begin{gathered}
s=\overline{a \oplus b} \\
s=a \cdot b+\bar{a} \cdot \bar{b}
\end{gathered}
$$

| $\mathbf{a}$ | $\mathbf{b}$ | $\mathbf{s}$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## More complex gates

## 2-to-1 Multiplexer

We want to build a function that selects one of its two inputs ( $E_{0}$ or $E_{1}$ ) depending on a third "selection" input ( Sel ):

- $S=E_{0}$ if $S e l=0$
- $S=E_{1}$ if Sel $=1$



## 2-to-1 Multiplexer



| Sel | $E_{0}$ | $E_{1}$ | $S$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

## 4-to-1 Multiplexer

A 4-to-1 multiplexer ( 4 inputs so 2 selection inputs) Can be built from 3 2-to-1 multiplexers

$S=\overline{\operatorname{Sel}_{1}} \cdot \overline{S e l_{0}} \cdot E_{0}+\overline{\operatorname{Sel}_{1}} \cdot \operatorname{Sel}_{0} \cdot E_{1}+\operatorname{Sel}_{1} \cdot \overline{\operatorname{Sel}_{0}} \cdot E_{2}+\operatorname{Sel}_{0} \cdot \operatorname{Sel}_{1} \cdot E_{3}$

## n-to-1 Multiplexer

A n-to-1 multiplexer (with $n=2^{p}$ ):

- needs $p$ selection inputs
- can be built with $n-1$ 2-to-1 multiplexer organized in $p$ layers .


## Decoder

A decoder has $n$ inputs and $2^{n}$ outputs. Only one output (selected by the value of the inputs) is at 1, all others are at 0 .


| $E_{0}$ | $E_{1}$ | $S_{3}$ | $S_{2}$ | $S_{1}$ | $S_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |

(

## Representation of numbers

## Representation of positive integers

A positive integer $N$ can be represented in base $b$ by a vector $\left(a_{n-1}, a_{n-2}, \ldots, a_{1}, a_{0}\right)$, such as:

$$
N=a_{n-1} \cdot b^{n-1}+a_{n-2} \cdot b^{n-2}+\ldots+a_{1} \cdot b^{1}+a_{0} \cdot b^{0}
$$

where:

- $a_{i} \in\{0,1, \ldots, b-1\}$
- $a_{n-1}$ is the most significant digit
- $a_{0}$ is the least significant digit


## Commonly used bases

- Decimal: $b=10, a_{i} \in\{0,1,2,3,4,5,6,7,8,9\}$

■ Hexadecimal: $b=16, a_{i} \in\{0,1,2,3,4,5,6,7,8,9, A, B, C, D, E, F\}$

- Octal: $b=8, a_{i} \in\{0,1,2,3,4,5,6,7\}$
- Binary: $b=2, a_{i} \in\{0,1\}$


## Binary representation of positive integers

A positive integer $N$ can be represented in base 2 by a vector $\left(a_{n-1}, a_{n-2}, \ldots, a_{1}, a_{0}\right)$, such as:

$$
N=a_{n-1} \cdot 2^{n-1}+a_{n-2} \cdot 2^{n-2}+\ldots+a_{1} \cdot 2^{1}+a_{0} \cdot 2^{0}
$$

where:

- $a_{i} \in\{0,1\}$
- $a_{i}$ is a binary digit (bit)
- $a_{n-1}$ is the most significant bit
- $a_{0}$ is the least significant bit


## Exercise

Give the binary representation of $54_{10}$

## Conversion between binary and hexadecimal representations

In base 2 (we suppose that $n$ is a multiple of 4 ):

$$
N=a_{n-1} \cdot b^{n-1}+a_{n-2} \cdot b^{n-2}+\ldots+a_{1} \cdot b^{1}+a_{0} \cdot b^{0}
$$

As $2^{4}=16$, we also have:

$$
N=\sum_{k=0}^{n / 4-1}\left(a_{4 k+3} \cdot 8+a_{4 k+2} \cdot 4+a_{4 k+1} \cdot 2+a_{4 k}\right) \cdot 16^{k}
$$

So it is easy to convert between hexadecimal and binary representation (each hexadecimal digit corresponds to 4 bits). In addition, the hexadecimal representation is more compact than the binary representation.

## Exercise

- Convert $7 A_{16}$ in binary
- Convert $11111100_{2}$ in hexadecimal


## Binary representation

In a digital circuit (a processor for instance), the number of bits used for representing numbers is limited.
For $n$ bits:

- There are $2^{n}$ values that can be represented

■ We can represent numbers in $\left[0,2^{n}-1\right]$
$\square$ Arithmetic is performed modulo $2^{n}$

## Binary representation

- With 4 bits, we can represent numbers from 0 to $15=2^{4}-1$
- The arithmetic is modulo $2^{4}=16$ :
- $15+1=0$
- $0-1=15$

| Decimal | Binary |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Decimal | Binary |  |  |
| 0 | 0000 |  | 8 | 1000 |
| 1 | 0001 |  | 9 | 1001 |
| 2 | 0010 |  | 10 | 1010 |
| 3 | 0011 |  | 11 | 1011 |
| 4 | 0100 |  | 12 | 1100 |
| 5 | 0101 |  | 13 | 1101 |
| 6 | 0110 |  | 14 | 1110 |
| 7 | 0111 |  | 15 | 1111 |

## Representation of integers

- With 4 bits, we can represent numbers from 0 to $15=2^{4}-1$
- The arithmetic is modulo $2^{4}=16$ :
- $15+1=0$
- $0-1=15$
- How to keep the same behaviour and represent negative and positive integers?

| Decimal | Binary |  |  | Decimal |  | Binary |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0000 |  | 8 | 1000 |  |  |
| 1 | 0001 |  | 9 | 1001 |  |  |
| 2 | 0010 |  | 10 | 1010 |  |  |
| 3 | 0011 |  | 11 | 1011 |  |  |
| 4 | 0100 |  | 12 | 1100 |  |  |
| 5 | 0101 |  | 13 | 1101 |  |  |
| 6 | 0110 |  | 14 | 1110 |  |  |
| 7 | 0111 |  | 15 | 1111 |  |  |

## Representation of integers

- With 4 bits, we can represent numbers from 0 to $15=2^{4}-1$
- The arithmetic is modulo $2^{4}=16$ :
- $15+1=0$
- $0-1=15$
- We can interpret 1111 as $\mathbf{- 1}$ instead of 15

| Decimal | Binary |  |  | Decimal |
| :---: | :---: | :---: | :---: | :---: |
|  | Binary |  |  |  |
| 0 | 0000 |  | 8 | 1000 |
| 1 | 0001 |  | 9 | 1001 |
| 2 | 0010 |  | 10 | 1010 |
| 3 | 0011 |  | 11 | 1011 |
| 4 | 0100 |  | 12 | 1100 |
| 5 | 0101 |  | 13 | 1101 |
| 6 | 0110 |  | 14 | 1110 |
| 7 | 0111 |  | $\mathbf{- 1}$ | 1111 |

## Representation of integers

- With 4 bits, we can represent numbers from 0 to $15=2^{4}-1$
- The arithmetic is modulo $2^{4}=16$ :
- $15+1=0$
- $0-1=15$
- We can interpret half the numbers as negatives

| Decimal | Binary |  | Decimal | Binary |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0000 |  | $\mathbf{- 8}$ |
| 1 | 0001 |  | 1000 |  |
| 2 | 0010 |  | 1001 |  |
| 3 | 0011 |  | $\mathbf{- 6}$ | 1010 |
| 4 | 0100 | $\mathbf{- 5}$ | 1011 |  |
| 5 | 0101 | $\mathbf{- 4}$ | 1100 |  |
| 6 | 0110 | $\mathbf{- 3}$ | 1101 |  |
| 7 | 0111 | $\mathbf{- 2}$ | 1110 |  |

## Representation of integers



## Representation of integers



## Two's complement

The two's complement is a way to represent signed numbers (it is the most commonly used but not the only one)

The most significant bit holds an information about the sign (0: positive, 1: negative)
The value $A$ of an n-bit integer $a_{N-1} a_{N-2} \ldots a_{0}$ in two's complement is:

$$
A=-a_{n-1} 2^{n-1}+\sum_{i=0}^{n-2} a_{i} 2^{i}
$$

The two's complement can represent integers in the range $\left[-2^{n-1}, 2^{n-1}-1\right]$

## Exercises

- Represent -8 and +8 in two's complement
- Using 4 bits
- Using 5 bits
- Represent -1
- Using 1 bit
- Using 2 bits
- Using 3 bits


## Sign extension

If $N=a_{n-1}, a_{n-2}, \ldots, a_{0}$ a signed integer represented in two's complement with $n$ bits, how to represent $N$ with $n+1$ bits?

$$
N=-a_{n-1} 2^{n-1}+\sum_{i=0}^{n-2} a_{i} 2^{i}=-a_{n-1} 2^{n-1} \cdot(2-1)+\sum_{i=0}^{n-2} a_{i} 2^{i}=-a_{n-1} 2^{n}+\sum_{i=0}^{n-1} a_{i} 2^{i}
$$

So $N=a_{n-1}, a_{n-1}, a_{n-2}, \ldots, a_{0}$ with $n+1$ bits: the most significant bit is duplicated

## Additive inverse/The opposite

If $N$ is a signed integer represented in two's complement with $n$ bits, and if $-N$ can be represented in two's complement with $n$ bits:

$$
-N=\bar{N}+1
$$

## The opposite (proof)

$$
\begin{aligned}
N & =-a_{n-1} 2^{n-1}+\sum_{i=0}^{n-2} a_{i} 2^{i} \\
-N & =a_{n-1} 2^{n-1}-\sum_{i=0}^{n-2} a_{i} 2^{i} \\
& =a_{n-1} 2^{n-1}+\sum_{i=0}^{n-2}\left(-a_{i}\right) 2^{i}
\end{aligned}
$$

If $b$ is a bit, $(1-b=\bar{b})$ or $(-b=-1+\bar{b})$, so:

$$
-N=a_{n-1} 2^{n-1}+\sum_{i=0}^{n-2}\left(-1+\overline{a_{i}}\right) 2^{i}
$$

The opposite (proof)

$$
\begin{aligned}
-N & =a_{n-1} 2^{n-1}-\sum_{i=0}^{n-2} 2^{i}+\sum_{i=0}^{n-2} \overline{a_{i}} 2^{i} \\
& =a_{n-1} 2^{n-1}-\left(2^{n-1}-1\right)+\sum_{i=0}^{n-2} \overline{a_{i}} 2^{i} \\
& =\left(a_{n-1}-1\right) 2^{n-1}+\sum_{i=0}^{n-2} \overline{a_{i}} 2^{i}+1 \\
& =-\overline{a_{n-1}} 2^{n-1}+\sum_{i=0}^{n-2} \overline{a_{i}} 2^{i}+1 \\
& =\bar{N}+1
\end{aligned}
$$

## Fixed-point

A fractional number $D$ can be approximated in base 2 by the vector $\left(a_{n-1}, a_{n-2}, \ldots, a_{1}, a_{0}, a_{-1} \ldots a_{-m}\right)$ such as:

$$
D=a_{n-1} \cdot 2^{n-1}+a_{n-2} \cdot 2^{n-2}+\ldots+a_{1} \cdot 2^{1}+a_{0} \cdot 2^{0}+a_{-1} \cdot 2^{-1}+\ldots a_{-m} \cdot 2^{-m}
$$

where:

- $\left(a_{n-1}, \ldots a_{0}\right)$ is the integer part
- $\left(a_{-1}, \ldots a_{-m}\right)$ is the fractional part
- the precision of the approximation is $2^{-m}$


## Exercises

- Represent 0.5, 3.625
- Represent 0.6
- Using 1 bit
- Using 3 bits
- Using 5 bits


## Arithmetic operators

## Addition

## Do the addition of two 4－bit numbers

## Addition

The addition of two binary numbers can be decomposed into several elementary addition on 1 bit.

Ripple-carry adder (carry-propagate adder)
 Paris

Ripple-carry adder


## Full adder (1 bit)

Arithmetically: $a_{i}+b_{i}+r_{i}=2 \cdot r_{i+1}+s_{i}$

| $a_{i}$ | $b_{i}$ | $r_{i}$ | $r_{i+1}$ | $s_{i}$ | Decimal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 2 |
| 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 2 |
| 1 | 1 | 0 | 1 | 0 | 2 |
| 1 | 1 | 1 | 1 | 1 | 3 |

## Full adder (1 bit)

$$
\begin{gathered}
s_{i}=a_{i} \oplus b_{i} \oplus r_{i} \\
r_{i+1}=a_{i} \cdot b_{i}+a_{i} \cdot r_{i}+b_{i} \cdot r_{i}
\end{gathered}
$$



## Addition (natural integers)

If $A$ and $B$ are two natural integers represented with $n$ bits:

$$
\begin{aligned}
A & \leq 2^{n}-1 \\
B & \leq 2^{n}-1 \\
A+B & \leq 2^{n+1}-2<2^{n+1}
\end{aligned}
$$

So the result of $A+B$ can always be represented with $n+1$ bits

## Addition (two's complement)

If $A$ and $B$ are two integers represented in two's complement with $n$ bits:

$$
\begin{aligned}
-2^{n-1} & \leq \quad A \leq 2^{n-1}-1 \\
-2^{n-1} & \leq \\
-2^{n} & \leq A+B \leq 2^{n-1}-1 \\
& \leq 2^{n}-2<2^{n}
\end{aligned}
$$

So the result of $A+B$ can always be represented with $n+1$ bits

## Addition (two's complement)

Addition of two integers represented on 3 bits:

|  |  |  |  |  | unsigned |
| :--- | :--- | :--- | :--- | ---: | ---: |
|  | 1 | 1 | 1 | 7 | $2^{\prime} s C$ |
| + |  | 0 | 0 | 1 | 1 |
| $=$ | 1 | 0 | 0 | 0 | 8 |


|  |  |  |  | unsigned | $2^{\prime} s C$ |
| :--- | :--- | :--- | :--- | ---: | ---: |
|  | 0 | 1 | 1 | 3 | 3 |
| + |  | 0 | 0 | 1 | 1 |

$\left.\begin{array}{llll|r|r} & & & & & \text { unsigned } \\ \hline & & 1 & 1 & 1 & 7 \\ + & & 1 & 0 & 0 & 4\end{array}\right)$

## Addition (two's complement)

There is an issue with the interpretation of the carry in two's complement.
The simple solution to always have the correct answer is to sign extend the operands to one more bit and then do the addition. The resulting carry can be discarded.


## Propagation time

## Propagation time of a gate

■ When the input of a gate changes, its output cannot change instantaneously.

- The propagation time is the time between the instant when the inputs of a gate change and the instant when the output of the gate stabilizes to the correct value.

■ During this time, the output of a gate may be invalid (with regards to the current value of its inputs).

## Example



## Propagation time of a complex function

- For a given technology, the propagation times of basic gates are given
- From these values, we can compute the propagation time of more complex functions by adding the individual propagation time
- The propagation time of a complex function is the propagation time on the longest path

- We consider the following propagation times:
- AND and OR gates: 1 ns
- XOR gates: 2 ns
- What is the propagation time from each inputs to each output?

